Security Needs a New Hardware-Software Contract

Gernot Heiser gernot.heiser@data61.csiro.au | gernot@unsw.edu.au | @GernotHeiser

https://trustworthy.systems

DATA



My takeaway from this morning



- 1. 2018-01-03: Spectre & Meltdown happen
- 2. Houston, we have a problem!
- 3. Let's refine contract so programmers can write non-leaking programs

- Unreasonable burden on programmer
- Unreasonably fine-grained



We Need Time Protection

Cause: Temporal Interference





Sharing 1: Stateless Interconnect



H/W is *bandwidth-limited*

Interference during concurrent access

DATA

- Generally reveals no data or addresses
- Must encode info into access patterns
- Only usable as covert channel, not side channel

Sharing 2: Stateful Hardware





HW is capacity-limited

- Interference during
 - concurrent access
 - time-shared access
- Collisions reveal data or addresses
- Usable as side channel

Any state-holding microarchitectural feature:

• cache, branch predictor, pre-fetcher state machine

6 | PHI'19, Boston

Time Protection





7 | PHI'19, Boston

Time Protection: Control Sharing



DATA

61

CSIRO

8 | PHI'19, Boston

Requirements For Time Protection



DATA

CSIRC



Reality Check: Resetting On-Core State

Evaluating Intra-Core Channels





Mitigation on Intel and Arm processors:

- Disable data prefetcher (just to be sure)
- On context switch, perform all architected flush operations:
 - Intel: wbinvd + invpcid (no targeted L1-cache flush supported!)
 - Arm: DCCISW + ICIALLU + TLBIALL + BPIALL

11 | PHI'19, Boston



Methodology: Channel Matrix









HiSilicon A53 Branch History Buffer







Intel Spectre Defences



DATA

https://ts.data61.csiro.au/projects/TS/timingchannels/arch-mitigation.pml

17 | PHI'19, Boston



Requirements on Hardware

Hardware-Software Contract: ISA



- The ISA is a purely operational contract
 - sufficient to ensure *functional correctness*
 - abstracts away time
 - insufficient for ensuring either timing safety or security
- For security need an abstraction of microarchitectural state
 - essential for letting OS provide time protection

DATA 61

New HW/SW Contract: alSA

Augmented ISA supporting time protection

For all shared microarchitectural resources:

- 1. Resource must be partitionable or resetable
- 2. Concurrently shared resources must be partitionable
- 3. Resource accessed solely by virtual address must be resettable and not concurrently accessed
- 4. Mechanisms must be sufficiently specified for OS to use
 - Must be constant time or of specified, bounded latency
- 5. Desirable: OS must know if resettable state is derived from data, instructions, data addresses or instruction addresses

My Message



Treat the OS as your friend, not a nuisance!

Thank You

Gernot Heiser

DATA

Æ

gernot.heiser@data61.csiro. au | gernot@unsw.edu.au | @GernotHeiser



https://trustworthy.systems