


https://trustworthy.systems



Threats








An "unknown unknown" until recently

A "known unknown" for decades



Microarchitectural Timing Channel






Timing Channels


Information leakage through timing of events

Typically by observing response latencies or own execution speed

Covert channel: Information flow that bypasses the security policy

Victim executes normally







Attacker observes

Side channel: Covert channel exploitable without insider help



Cause: Competition for Shared HW Resources





Shared hardware


Affect execution speed


- Inter-process interference
- Competing access to microarchitectural features
- Hidden by the HW-SW contract!





Confidentiality Needs Time Protection






Traditionally OSes enforce security by *memory protection*, i.e. enforcing spatial isolation


Time protection: A collection of *OS mechanisms* which collectively *prevent interference* between security domains that make execution speed in one domain dependent on the activities of another.


[Ge et al. EuroSys'19]




Time Protection: Partition Hardware








Temporally partition






Flush


Need

both!

Cache

Spatially partition





Cannot spatially partition oncore caches (L1, TLB, branch predictor, pre-fetchers)

- virtually-indexed
- OS cannot control

Flushing useless for concurrent access

- **HW** threads
- cores



Ca he

Requirements for Time Protection

Off-core state & stateless HW

Timing channels can be closed iff the OS can


- (spatially) partition or
- reset

all shared hardware

On-core state



Sharing 1: Stateless Interconnect




H/W is bandwidth-limited

- Interference during concurrent access
- Generally reveals no data or addresses
- Must encode info into access patterns
- Only usable as covert channel, not side channel

No effective defence with present hardware!



Sharing 2: Stateful Hardware



HW is capacity-limited

- Interference during
 - concurrent access
 - time-shared access
- Collisions reveal addresses
- Usable as side channel

Solvable problem – focus of this work

Any state-holding microarchitectural feature:


• cache, branch predictor, pre-fetcher state machine





Spatial Partitioning: Cache Colouring





- Partitions get frames of disjoint colours
- seL4: userland supplies kernel memory
 ⇒ colouring userland colours dynamic kernel memory
- Per-partition kernel image to colour kernel
 [Ge et al. EuroSys'19]





Temporal Partitioning: Flush on Switch

Must remove any history dependence!

Latency depends on prior execution!

- 1. T₀ = current_time()
- 2. Switch user context
- 3. Flush on-core state
- 4. Touch all shared data needed for return
- 5. while (T₀+WCET < current_time());
- 6. Reprogram timer
- 7. return

Ensure deterministic execution


Time padding to Remove dependency





Evaluating Intra-Core Channels







Flush



Low


Mitigation on Intel and Arm processors:


- Disable data prefetcher (just to be sure)
- On context switch, perform all architected flush operations:
 - Intel: wbinvd + invpcid (no targeted L1-cache flush supported!)
 - Arm: DCCISW + ICIALLU + TLBIALL + BPIALL



Methodology: Prime and Probe

Trojan encodes





Spy observes

2. Touch *n* cache lines


Input Signal 1. Fill cache with own data

Traverse cache,measure execution time

Output Signal



Methodology: Channel Matrix



Horizontal variation indicates channel

Channel Matrix:

- Conditional probability of observing time, t, given input, n.
- Represented as heat map:
 - bright = high probability




I-Cache Channel With Full State Flush

CHANNEL!

CHANNEL!

No evidence of channel

SMALL CHANNEL!



Intel Sandy Bridge

Intel Haswell

Intel Skylake

HiSilicon A53




HiSilicon A53 Branch History Buffer

Branch history buffer (BHB)


- One-bit channel
- All reset operations applied

Channel!





Intel Haswell Branch Target Buffer



Found residual channels in all recent Intel and ARM processors examined!

Branch target buffer

All reset operations applied


Channel!



Intel Spectre Defences

Intel added indirect branch control (IBC) feature, which closes most channels, but...

Intel Skylake
Branch history buffer



https://ts.data61.csiro.au/projects/TS/timingchannels/arch-mitigation.pml





New HW/SW Contract: aISA

Augmented ISA supporting time protection

For all shared microarchitectural resources:

- 1. Resource must be spatially partitionable or flushable
- 2. Concurrently shared resources must be spatially partitioned
- 3. Resource accessed solely by virtual address must be flushed and not concurrently accessed
 - Implies cannot share HW threads across security domains!
- 4. Mechanisms must be sufficiently specified for OS to partition or reset
- 5. Mechanisms must be constant time, or of specified, bounded latency
- 6. Desirable: OS should know if resettable state is derived from data, instructions, data addresses or instruction addresses



