Verified seL4 on Secure RISC-V Processors ... and Other News in seL4 Land

Gernot Heiser | gernot.heiser@data61.csiro.au | @GernotHeiser
LCA, Gold Coast, QLD, 2020-01-15

https://trustworthy.systems

DATA 61

CSIRO



What is seL4?

SA

A 30-Year Dream

1. Introduction

Operating R. Stockton Gaines Systems Editor

Specification and Verification of the UCLA Unix† Security Kernel

Bruce J. Walker, Richard A. Kemmerer, and Gerald J. Popek University of California, Los Angeles

Data Secure Unix, a kernel structured operating system, was constructed as part of an ongoing effort at UCLA to develop procedures by which operating systems can be produced and shown secure. Program verification methods were extensively applied as a constructive means of demonstrating security enforcement.

Here we report the specification and verification experience in producing a secure operating system. The work represents a significant attempt to verify a largescale, production level software system, including all aspects from initial specification to verification of implemented code.

Key Words and Phrases: verification, security, operating systems, protection, programming methodology, ALPHARD, formal specifications, Unix, security kernel

CR Categories: 4.29, 4.35, 6.35

Early attempts to make operating systems secure merely found and fixed flaws in existing systems. As these efforts failed, it became clear that piecemeal alterations were unlikely ever to succeed [20]. A more systematic method was required, presumably one that controlled the system's design and implementation. Then secure operation could be demonstrated in a stronger sense than an ingenuous claim that the last bug had been eliminated, particularly since production systems are rarely static, and ertrors easily introduced.

Our research seeks to develop means by which an operating system can be shown data secure, meaning that direct access to data must be possible only if the recorded protection policy permits it. The two major components of this task are: (1) developing system architectures that minimize the amount and complexity of software involved in both protection decisions and enforcement, by isolating them into kernel modules; and (2) applying extensive verification methods to that kernel software in order to prove that our of data security criterion is met. This paper reports on the latter part, the verification experience Those interested in architectural issues should see [23]. Related work includes the PSOS operating system project at SRI [25] which uses the hierarchical design methodology described by Robinson and Levitt in [26], and efforts to prove communications software at the University of Texas [31].

Every verification step, from the development of toplevel specifications to machine-aided proof of the Pascal code, was carried out. Although these steps were not completed for all portions of the kernel, most of the job was done for much of the kernel. The remainder is clearly more of the same. We therefore consider the project essentially complete. In this paper, as each verification sten is discussed, an estimate of the completed portion of that step is given, together with an indication of the amount of work required for completion. One should realize that it is essential to carry the verification process through the steps of actual code-level proofs because most security flaws in real systems are found at this level [20]. Security flaws were found in our system during verification, despite the fact that the implementation was written carefully and tested extensively. An example of

Our research seeks to develop means by which an operating system can be shown data secure, meaning that direct access to data must be possible only if the recorded protection policy permits it. The two major components

CommunicationsFebruary 1980ofVolume 23the ACMNumber 2



3 | LCA | Gold Coast | Jan'20

seL4: The Dream Come True!

The world's first operatingsystem kernel with provable security enforcement

World's most advanced mixedcriticality OS

The world's only protected-mode OS with complete, sound timeliness analysis

The world's fastest microkernel, designed for real-world use



SP

4 | LCA | Gold Coast | Jan'20





Core Mechanism: Object Capability Sel Capability = Access Token: Eg. thread, address Prima-facie evidence of privilege Access Token:

0

Obj reference

Access rights

Eg. read, write, send, execute...

Capabilities provide:

Object

- Fine-grained access control
- Reasoning about information flow



space

7 | seL4 Summit | DC | Sep'19





9 | LCA | Gold Coast | Jan'20

Verification

SA



seL4 on RISC-V

SP

Background: HENSOLD Cyber



Disclosure: I have an interest in HENSOLDT Cyber



Munich-based startup

- Secure RISC-V processor
- Based on open-source Ariane
- Supply chain secured through logic encryption
- Secure OS based on seL4
- Targets defence, industrial control, critint, automotive



SA

Performance on RV64

Message-passing round-trip latency in cycles

Not yet fully optimised!

SAL

CSIRO

Arch	x86 32b	x86 64b	Arm 32b	Arm 64b	RISC-V 64b
Intra address space	427	565	625	752	690
Inter address space	752	1041	625	752	1006
Spectre-workaround disabled (else much more expensive) No ASIDS on HiFive Unleashed, else inter-AS would be same as intra-AS					
Hypervisor extensions (dr	aft spec 0.5) s	upported in bra	nch		

14 | LCA | Gold Coast | Jan'20



Experience with RISC-V Architecture



- Kernel port straightforward:
- simple and clean RISC architecture
- Verification benefitted from cleanness
- ... but some challenges from less typing in page tables
- Hypervisor (draft) extensions even simpler
- M (machine) mode makes firmware explicit
- configures HW, delegates to S (supervisor) mode
- emulates features not implemented in HWshould be verified
- Extensibility of ISA could be a concern
- could undermine portability
- Formal ISA spec is great!





LCA'18 Refresher: Time Capabilities



SA



18 | LCA | Gold Coast | Jan'20

Research: Time Protection

SA

DATA 61



Cause: Competition for HW Resources





Shared hardware

Affect execution speed

- Inter-process interference
- Competing access to microarchitectural features
- Hidden by the HW-SW contract!



Sharing: Stateful Hardware



HW is capacity-limited

- Interference during
 - concurrent access
 - time-shared access
- Collisions reveal addresses
- Usable as side channel

Any state-holding microarchitectural feature:cache, branch predictor, pre-fetcher state machine



SP

Time Protection: Prevent Interference





Shared hardware

Affect execution speed

Interference results from sharing \Rightarrow Partition hardware:

- spatially
- temporally (time shared)



SA

23 | seL4 Summit | DC | Sep'19



Spatially Partition: Cache Colouring



[Ge et al. EuroSys'19]

Sel

25 | seL4 Summit | DC | Sep'19

Temporal Partitioning: Flush on Switch •

Must remove any history dependence!

- 1. $T_0 = current_time()$
- 2. Switch user context
- 3. Flush on-core state -
- 1. Touch all shared data needed for return
- 5. while (T₀+WCET < current_time());
- 6. Reprogram timer
- 7. return

Latency depends on prior execution!

> Time padding to Remove dependency

SAL

Ensure deterministic execution

26 | seL4 Summit | DC | Sep'19



Challenge: Broken Hardware

Systematic study of COTS hardware (Intel and Arm) [Ge et al, APSys'18]:

SA

contemporary processors hold state that cannot be reset



Way Out: New HW-SW Contract!

ISA is purely functional contract, abstracts too much away

New contract (augmented ISA):

All shared HW resources must be spatially or temporally partitionable by OS [Ge et al, APSys'18]





Sel

28 | seL4 Summit | DC | Sep'19

Community/ Ecosystem

SA

DATA 61

Experience with RISC-V Foundation



Security Standing Committee

- Invited me on
- Very receptive and supportive
- Committed to making RISC-V "most secure architcture"
- Facilitated engagement with Privspec TC (now Standing Committee)

Privileged Spec Tech Committee

- Hypervisor-extension feedback well received
- Easy engagement
- Constructive proposal from TC chair addressing our issues
- Time-protection slow to get traction
- Now good engagement, hopefully progress soon
- Open but skeptical
- They need to manage conflicting ideas
- Keen to get "most secure arch" recognition



We Are Creating the seL4 Foundation!



- Provide a neutral entity for coordinating & enhancing seL4 ecosystem
- Grow adoption of seL4
- Improve (organisational and individual) community participation & cooperation
 - Developers
 - Adopters
- Develop / standardise seL4 system
 - kernel & proofs
 - libraries, services, tools
- Protect and promote the seL4 brand
 - prevent reputational damage from using modified seL4 (verification invalidated)
- Provide platform for pooling funds for critical "big-ticket" items (verification)





Membership (Subject to Minor Change)







SP /

Foundation Status

- Legal docs (fund charter & technical charter) submitted to Linux Foundation
 just received their feedback
- Trademark ready for transfer to Foundation
- Initial board appointed
- Interim web site shows structure and "Principles" document
- legal docs will be there once approved by LF
- Hopefully days away from being able to set up members
- Mail <u>foundation@sel4.systems</u> if you're interested in joining!

https://sel4.systems/Foundation



THANK YOU

DATA 61

Gernot Heiser | gernot.heiser@data61.csiro.au | @GernotHeiser • LCA'20, Gold Coast, QLD, 2020-01-15

https://trustworthy.systems

CSIRO

